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HIGH-PERFORMANCE FIELD EFFECT
TRANSISTORS WITH SELF -ASSEMBLED
NANODIELECTRICS
This application claims priority benefit of application Ser.
No. 60/784,062 filed Mar. 17, 2006, the entirety of which is
incorporated herein by reference.
The United States Government has certain rights to this
invention pursuant to Grant Nos. NCC2-1363 and W911NF-
05-0187 from NASA and DARPA/ARO respectively, to
Northwestern University.
BACKGROUND OF THE INVENTION
MOSFETs and MISFETs (metal-insulator-semiconductor
field effect transistors) have been the subject of intense study
for several decades. Heterogeneous integration of novel
dielectrics and novel channel materials has recently gained
increasing attention as a necessity to further drive Si comple-
mentary metal-oxide semiconductor (CMOS) integration,
functional density, speed and power dissipation, andto extend
CMOS front-end fabrication to and beyond the 22 mir node.
Using III-V compound semiconductors as conduction chan-
nels, to replace traditional Si or strained Si, is currently an
active research frontier due to the excellent electrical proper-
ties of III-V compound semiconductors and the existence of a
viable III-V industry for more than 30 years.
The principal obstacle to III-V compound semiconductors
rivaling or exceeding the properties of Si electronics has been
the lack of high-quality, thermodynamically stable insulators
on GaAs (or on III-V materials in general) that equal the
outstanding properties of Si02 on Si, e.g., a mid-band gap
interface-trap density (D,,) of _10 10/cm2 eV. For decades, the
research community has searched for suitable III-V com-
pound semiconductor gate dielectrics or passivation layers.
The literature testifies to the extent of this effort, with repre-
sentative, currently active approaches including sulfur passi-
vation, silicon interface control layers (Si ICLs), in situ
molecular beam epitaxy (MBE) growth of Ga 203 (Gd2O3) 1 ex
situ atomic layer deposition (ALD) growth of A1 z03 and
H1021 wet oxidation of InAlP jet vapor deposition of Si3N4,
and ALD or PVD of Hf02+Si ICL. Nonetheless, such tech-
niques are somewhat difficult to implement, tend to be rela-
tively expensive and provide little compositional or fabrica-
tion flexibility. As a result, the search foruseful gate dielectric
materials remains an on-going concern in the art.
SUMMARY OF THE INVENTION
In light of the foregoing, it is an object of the present
invention to provide various field effect transistor devices
and/or component structures, thereby overcoming various
deficiencies and shortcomings of the prior art, including those
outlined above. It will be understood by those skilled in the art
that one or more aspects of this invention can meet certain
objectives, while one or more other aspects can meet certain
other objectives. Each objective may not apply equally, in all
its respects, to every aspect of this invention. As such, the
following objects can be viewed in the alternative with
respect to anyone aspect of this invention.
It is an object of the present invention to provide a class of
stable insulating, dielectric materials to better take advantage
of the electrical properties available through use of Group
III-V semiconductors.
It can be another object of the present invention to provide
suchmaterials with synthetic and/or compositional flexibility
of the sort suitable for a range of such Group III-V semicon-
ductors.
2
In conjunction with one or more of the preceding objec-
tives, it is an object of the present invention to provide an
approach to gate dielectrics distinguishable over the prior art,
as can be incorporated into GaAs MISFETs and other struc-
5 turally- and/or compositionally-related device structures,
such objective as can be met using thin self-assembled nano-
dielectrics (SANDS) of the type including those described
below.
Other objects, features, benefits and advantages of the
i0 present invention will be apparent from this summary and the
following descriptions of certain embodiments, and will be
readily apparent to those skilled in the art having knowledge
of various transistor devices and assembly/fabrication tech-
niques. Such objects, features, benefits and advantages will
15 be apparent from the above as taken into conjunction with the
accompanying examples, data, figures and reasonable infer-
ences to be drawn therefrom, alone or with consideration of
the references incorporated herein.
20 In part, the present invention can be directed to a field effect
transistor device comprising a Group III-V semiconductor
and a gate coupled thereto, such a gate comprising an organic
dielectric component and/or compound or composition com-
prising at least two of a hydrocarbon moiety, a siloxane moi-
25 
ety and a 7t-polarizable moiety. Such dielectric components
would be understood by those in the art made aware of this
invention and can be prepared through self-assembly from
available starting materials. From a structural-functional per-
spective, described more fully below, such a component can
30 
comprise one or more self-assembled components or itera-
tions thereof providing and/or contributing to higher dielec-
tric strength and improved insulating capabilities. As used
herein, "coupled" can refer to a simple, physical adherence of
two materials or components without forming any chemical
35 bonds (e.g., without limitation, by absorption), as well as the
formation of one or more chemical bonds (e.g., ionic or
covalent bonds) between two or more chemical moieties,
atoms or molecules.
Regardless, a dielectric component of this invention can
40 comprise one or more 7t-polarizable moieties and/or one or
more hydrocarbon moieties cross -linked with a siloxane bond
sequence. In certain embodiments, such a dielectric compo-
nent can comprise a hydrocarbon or a fluoro-substituted
hydrocarbon moiety coupled with silicon-oxygen bonds to
45 such a 7t-polarizable moiety. In certain other embodiments,
such a dielectric component can comprise another siloxane
moiety coupled to such the 7t-polarizable moieties, with sili-
con-oxygen bonds. Regarding such embodiments, a siloxane
moiety can be positioned between a 7t-polarizable moiety and
50 a hydrocarbon moiety, coupled to each with silicon-oxygen
bonds. Such moieties and compounds or molecular compo-
nents comprising such moieties include but are not limited to
those described more fully in co-pending application Ser. No.
11/181,132, filed Jul. 14, 2005, the entirety of which is incor-
55 porated herein by reference.
Such a silicon-oxygen bonding sequence can be the con-
densation product of a hydrolyzable silicon moiety (e.g.,
without limitation, a halogenated, amidated alkoxylated and/
or carboxylated silyl moiety) and a hydroxyl functionality. As
60 understood in the art and explained more fully in one or more
of the references incorporated herein, such a bonding
sequence can derive from use of starting material compounds
for the respective dielectric components or moieties, such
compounds substituted with one or more hydrolyzable silicon
65 moieties, hydrolysis of such a moiety under self-assembly
conditions, and condensation with a subsequent layer starting
material or precursor compound.
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In certain non-limiting embodiments, a dielectric compo-
nent can include a multi-layered organic assembly/composi-
tion comprising iterations orperiodically alternating layers of
different materials. These alternating layers can include one
or more layers that comprise a 7t-polarizable moiety (e.g., "a 5
chromophore layer"), and one or more layers that comprise a
hydrocarbon and/or a fluorosubstituted hydrocarbon moiety
(`hydrocarbon"). At least some of the alternating layers can
be coupled by a coupling or capping layer that includes a
siloxane matrix (e.g., "a siloxane layer").	 10
Regardless, in certain embodiments, such a dielectric com-
ponent can comprise a moiety comprising conjugated 7c-elec-
trons. In certain such embodiments, such a moiety can com-
prise at least one of a dipole moment, an electron releasing
moiety, an electron withdrawing moiety, a combination of 15
such moieties, a zwitterion and a net charge. Without limita-
tion, such a component can comprise either a 7t-conjugated
organic chromophore or a non-linear optical chromophore. In
some embodiments, such a chromophore can comprise a
7t-conjugated system, which can include a system of atoms 20
covalently bonded with alternating single and multiple (e.g.,
double) bonds (e.g., C C--C C--C and C C N N
Q. The 7t-conjugated system can include heteroatoms such
as, but not limited to, nitrogen (N), oxygen (0), and sulfur (S).
In some embodiments, the 7t-conjugated system can include 25
one or more aromatic rings (aryl or heteroaryl) linked by
conjugated hydrocarbon chains. In certain embodiments, the
aromatic rings can be linked by conjugated chains that
include heteroatoms (e.g., azo groups [--N N ]). For
example, such a chromophore can comprise a stilbazolium 30
(Stb) moiety. The identity of such compounds is limited only
by their electronic/structural features and resulting polariz-
ability in the context of a particular use or application, as
illustrated by various representative embodiments described
herein and by way of the incorporated references. Such a 35
component can be utilized in conjunction with a hydrocarbon
(or fluorocarbon) moiety comprising an alkyl moiety ranging
from about C4 to about C,,. Optionally, a dielectric compo-
nent of this invention can further comprise a siloxane moiety
coupled to a 7t-polarizable moiety component and a hydro- 40
carbon moiety. Such a siloxane moiety can comprise one or
more Si O Si bond sequences, each of which can be
coupled one to another with silicon-oxygen bonds.
Regardless, a hydrocarbon layer can comprise or derive
from a bis(silylated) alkyl moiety or a bis(silylated) fluoro- 45
substituted alkyl moiety (e.g., ranging from about C, to about
C20). In particular embodiments, the hydrocarbon layers can
be coupled to the chromophore layers directly or via a cou-
pling or capping layer that includes a siloxane matrix. The
coupling can be performed via a condensation reaction or 50
chemisorption using known silyl chemistry. For example,
precursors of the silyl alkyl (or fluorosubstituted alkyl) moi-
ety and the siloxane moiety can include hydrolyzable groups
such as, but not limited to, halo groups, amino groups (e.g.,
dialkylamino groups), and alkoxy groups. Examples of such 55
precursors can include, but are not limited to, C13Si(CH2)
„SiC131 (CH3 O)3 Si(CH2)„Si(OCH3)3, and (Me2N)3Si(CH2)
„Si(NMe2)31 together with various monofluoro substituted,
(CHF) and difluorosubstituted (CF 2) analogs thereof, where n
can be an integer in the range of 1-about 10 (i.e., n can be 1, 60
2, 3, 4, 5, 6, 7, 8, 9, or 10). As discussed more fully herein,
such groups are hydrolyzable to a degree sufficient for sub-
strate sorption or condensation or intermolecular cros slinking
via siloxane bond formation under the processing or fabrica-
tion conditions employed. Similarly, the 7t-polarizable moi- 65
cry can be derivatized to include similar silyl hydrolyzable
groups, to allow bond formation with the siloxane capping
4
layer and/or the organic layer. In particular embodiments, the
organic layers and the chromophore layers can be individu-
ally self-assembled monolayers that include the silyl or silox-
ane moiety, or the 7t-polarizable moiety.
Precursor compounds of the sort which can be incorpo-
rated into such compositions include, for instance, his-
trichlorosilyloctane, octachlorotrisiloxane and 4-[[(4-(N,N-
bis((hydroxy)ethyl)amino] -phenyl] azo]-1-(4-trichlorosilyl)
benzyl-pyridinium iodide which, when condensed one with
another, provide a corresponding layered dielectric assembly,
in accordance with this invention. Without limitation, con-
densation of any two such precursors or combinations thereof
can provide a representative dielectric composition. (See,
e.g., FIG. 1 and dielectrics I-III.) Alternatively, as a further
illustration of the component-by-component, layer-by-layer
approach available herewith, such compositions can com-
prise one or more combinations of such condensation prod-
ucts (e.g., III+I, a bis(silyl)alkyl/siloxane/7t-polarizable/si-
loxane and bis(silyl)alkyl/siloxane combination; or 11+III, a
7t-polarizable/siloxane and bis(silyl)alkyl/siloxane/71-polar-
izable/siloxane combination, etc.) or iterations thereof (e.g.,
I,,, II„ or III,,, where n>l), such combinations and iterations
limited only by starting material and reaction sequence.
While several of the aforementioned dielectric compo-
nents, compounds, layers and moieties are illustrated in the
aforementioned incorporated reference, various other com-
ponent compounds and associated moieties are contemplated
within the scope of this invention, as would be understood by
those skilled in the art made aware thereof. For instance,
without limitation, various other 7t-polarizable components
and associated moieties are described in U.S. Pat. No. 6,855,
274, in particular the NLO structures of FIGS. 1-2, 11, 13 and
15 thereof, U.S. Pat. No. 6,549,685, in particular FIGS. 2-3
thereof, and U.S. Pat. No. 5,156,918, in particular the struc-
tures of FIGS. 4-5 thereof, each with reference to the corre-
sponding specification regarding alternate embodiments syn-
thesis and characterization, each of which is incorporated
herein by reference in its entirety. Further, as would be under-
stood by those skilled in the art, various other non-linear
optical chromophore components are described in "Supramo-
lecular Approaches to Second-Order Nonlinear Optical
Materials. Self-Assembly and Microstructural Characteriza-
tion of Intrinsically Acentric [(Aminophenyl)azo]pyridinium
Superlattices", Journal of American Chemical Society, 1996,
118, 8034-8042, which is hereby incorporated by reference in
its entirety. Such components can be used, as described
herein, with a variety of difunctionalized hydrocarbon and/or
siloxane moieties or components, without limitation as to
hydrocarbon length or degree of functionalization capable of
condensation with a suitable substrate and/or various other
dielectric components in accordance with this invention.
Likewise, as would be understood by those skilled in the art
made aware of this invention, gate dielectrics useful in con-
junction with devices of this invention can comprise one or
more inorganic components on, connected with, adjacent
and/or coupled to one or more of the present organic dielectric
components or layers. Without limitation, such inorganic
components can comprise S'0 21 Si3N4, Al2O31 Ga2O31
Gd2O3 and other standard inorganic dielectric materials
known in the art, and HfO 21 ZrO2, Ta2O, and other high-k
inorganic dielectric materials known in the art, and combina-
tions of such standard and/or high-k dielectric components. In
certain embodiments, an organic dielectric component of this
invention can be on, under or between one or more inorganic
components. For instance, without limitation, an organic
component can be positioned between one or more standard
inorganic dielectric components and one or more high-k inor-
US 7,633,130 B2
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ganic dielectric components. In certain such embodiments,	 should also be understood that the inventive devices, semi-
such an organic component can comprise one or more layers 	 conductors and/or gate dielectrics, as illustratively disclosed
interfacing or as a transition between one or more standard
	
herein, can be practiced or utilized in the absence of anyone
inorganic layers and one or more high-k inorganic layers. 	 component, layer, material, compound and/or moiety which
Regardless, from a broader perspective, this invention can 5 may or may not be disclosed, references or inferred, the
comprise any one, combination or order of such inorganic 	 absence of which may or may not be specifically disclosed,
dielectric component(s) in conjunction with one or more 	 referenced, or inferred.
organic dielectric components of this invention, such combi-
nations and/or orders limited only by function afforded a 	 DETAILED DESCRIPTION OF THE DRAWINGS
corresponding Group III-V device. 	 10
Regardless of the design or composition of a gate dielectric 	 FIG. 1. Schematic view of a depletion-mode n-channel
component of this invention, a semiconductor can comprise 	 GaAs MISFET (left) with self-assembled nanodielectrics
any Group III-V material found to those skilled in the art of
	 (right) as the insulating layer. The SAND layers were sequen-
field effect transistor devices and related structures, made	 tially deposited from solutions of precursors Alk, Stb, and
aware of this invention, such compounds limited only by 15 Cap. (Type III)„ SANDS (n=1(5.5 mu-thick), 3 (16.5 mu-
desired electrical properties and/or the use in the fabrication	 thick)) are used for GaAs MISFET fabrication.
of conduction channels for such devices and structures. In 	 FIG. 2. C-V measurements on NH4OH pretreated GaAs
certain non-limiting embodiments, such a semiconductor can 	 MISFET showing small hysteresis and frequency dispersion.
comprise GaAs, as illustrated below and representative of the 	 FIG. 3. C-V measurements on HCl pretreated GaAs MIS-
use of such materials in conjunction with the present inven-  20 FET showing significant frequency dispersions on flat band
tion.	 voltage and accumulation capacitance.
Consistent with various broader aspects of this invention,	 FIG. 4. Leakage current density 7i(A/cm2) versus gate bias
such a semiconductor can be selected from any Group III-V
	 Vg(V) with different SAND film thicknesses.
compound known in the art, including but not limited to	 FIG. 5. Drain current versus drain bias as a function of gate
GaAs, InP, InAs, InSb and GaP and combinations of such 25 bias for 0.5 M GaAs MISFET with 5.5 nm SAND.
compounds. In other embodiments, such a semiconductor 	 FIG. 6. Drain current versus gate bias (solid line) and
compound or material can comprise a dopant. In certain such
	 intrinsic transconductance versus gate Bias (empty squares)
embodiments, a Group III metal can be present as a dopant, 	 at Vds=3.5 V.
and the corresponding Group III aspect of such a semicon- 	 FIG. 7. Drain current versus drain bias as a function of gate
ductor can be of a formula W', W',_x where M is indepen- 30 bias for 1 µm GaAs MISFET with 16.5 nm SAND.
dently selected from Group III metals and x is of a value 	 FIG. 8. (A)The excess 1/f noise spectra of a GaAs MISFET
reflecting an unlimited stoichiometric range. Without limita- 	 with SAND. The device has 100 µm*1 µm gates and was
tion, doped Group III-V compounds can include various In, 	 biased at 0.1IV, 0.2V and 03V on the drain and —3V on the
Ga i _x As materials. Regardless, in certain other embodi- 	 gate. (B) Drain current versus the amplitude of current noise
ments, one or more Group III-V compounds can be provided 35 at X100 Hz and a gate voltage of —3V.
in conjunction with one or more doped compounds, as illus-	 FIG. 9. The plot of H2 , as a function of frequency for a
trated herein. For instance, a semiconductor can comprise	 GaAs MISFET with a SAND thickness of 5 nm and a gate
such a doped compound on, connected with, adjacent or	 length of 1 µm at V,,-3V and Vg 0.I V. The extracted unity
coupled to a Group III-V compound. Without limitation, rep- 	 gain frequency fT is 10.6 GHz.
resentative of various other embodiments of this invention, a 40
semiconductor can comprise an In, Ga i _x As component on	 DETAILED DESCRIPTION OF CERTAIN
or coupled to either a GaAs or a InP component. 	 EMBODIMENTS
In part, the present invention can also be directed to a range
of composites, comprising such dielectric and semiconductor 	 Representative of this invention, GaAs MISFETS exhibit-
components, and related device structures. Such composites 45 ing excellent performance can be fabricated under mild con-
and devices can comprise Group III-V layers, components or 	 ditions using simple equipment and very thin biomembrane-
substrates of the sort including but not limited to those	 like self-assembled nanodielectrics (SANDS) as the
described above, including but not limited to those having a 	 insulating layer. Primarily developed for enhancing the
hydroxylated surface portion or as can be treated to provide a 	 response of organic thin-film transistors (OTFTs), self-as-
hydroxyl functionality. Such layers, components and sub- 50 sembled organic gate dielectrics can be deposited at room
strates include but are not limited to GaAs, and doped 	 temperature via layer-by-layer solution phase techniques
embodiments thereof, and other such materials recognized by 	 using organosilane precursors. For instance, with reference to
those in the art. Corresponding composites comprising any of 	 FIG. 1, a hydrocarbon moiety can be provided and/or depos-
the organic dielectric components herein, alone or in combi- 	 ited using a toluene solution of C1 3 Si(CH2)$ SiC13 at 0° C.,
nation with any one or more of the inorganic components 55 rinsing twice with toluene, sonicating in acetone-H 2O (95-5
described above, can be used in the fabrication of a wide	 v:v) solution for 3 min, then drying at 115° C. for —5 min. A
range of field effect transistor (e.g., MISFET) device struc- 	 siloxane moiety can be assembled by immersing the hydro-
tures and corresponding gate dielectrics. 	 carbon layer in a dry pentane solution of Si 3 O2C1 $ (34 mM)
With respect to the devices, semiconductors and/or gate	 for 30 min, washing twice with dry pentane, sonicating in
dielectrics of present invention, the components, layers and/ 6o acetone for 15 min, and drying at 115° C. for —5 min. Such
or materials thereof can suitably comprise, consist of, or 	 components can then be immersed in a dry THE solution of a
consist essentially of any of the aforementioned materials, 	 Stbz chromophore precursor (1-2 mM) for ? 15 min at 60° C.
compositions, compounds and/or moieties thereof. Each such	 After cooling to 25° C., the 7t-polarizable moiety can be
component, layer, material, compound or moiety thereof can	 washed with toluene and THE, sonicated in acetone for 5
be compositionally distinguished, characteristically con- 65 min., and dried at 115° C. for —5 min. Another siloxane
trasted and can be practiced with injunction with the present 	 moiety can be assembled as described above. Additional such
invention separate and apart from another. Accordingly, it 	 examples and synthetic techniques are found in the aforemen-
US 7,633,130 B2
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tioned references, in particular the '274 and '685 patents.
(See, also, M. H. Yoon, A. Facchetti, and T. J. Marks, Proc.
Natl.Acad. Sci. U.S.A. 102,4678 (2005); M. H.Yoon, H.Yan,
A. Facchetti, and T. J. Marks, J. Am. Chem. Soc. 127, 10388
(2005). 142101-3 Lin, et al., Appl. Phys. Lett. 89, 142101
(2006), each of which is incorporated herein by reference.)
Such an approach yields smooth, nano structurally well-
defined, strongly adherent, thermally stable, virtually pin-
hole-free, organosiloxane thin films exhibiting excellent
insulating properties (leakage current densities as low as 10 -9
A/cm2 with native S'02 on Si), a large single Stb layer (e.g.,
FIG. 1) capacitance (up to -0.025 pF/µm2) and dielectric
constant (k) up to -16, enabling OTFT function at very low
operating voltages. Such dielectric compositions exhibit
good uniformity over areas as large as -150 cm 2, are
insoluble in common solvents, can be patterned using stan-
dard microelectronic etching methodologies, and adhere
to/are compatible with a wide range of substrates. The results
provided herein unambiguously demonstrate facile integra-
tion of SANDS with a wide range of III-V compound semi-
conductors.
Comparable results are available using inorganic dielectric
components of the sort described above. Such inorganic
dielectrics can be incorporated into device structures of the
present invention using techniques well-known to those
skilled in the art. For instance, such inorganic components
can be provided or deposited using CVD, PECVD, PVD or
ALD techniques of the sort reported in the literature, such
techniques limited only by compatibility with an organic
dielectric component and/or a self-assembly technique used
in conjunction therewith. Without limitation, such an inor-
ganic dielectric component can be grown using an ALD pro-
cess at a temperature (e.g., about 25° C.-about 150° C.) above
which would compromise the compositional or structural
integrity of any organic dielectric component present.
Illustrating certain embodiments of this invention, refer-
ence is made to FIG. 1 and a non-limiting schematic GaAs
MISFET device. For such a GaAs MISFET device (FIG. 1) a
700-900 A Si-doped (4x 1017/cm3) GaAs layer was employed
with as the channel a 1500 A C-doped (5x10 16/cm3) GaAs
buffer layer on a P+ GaAs substrate grown by metalorganic
chemical vapor deposition (MOCVD). Device isolation was
achieved by oxygen implantation. Activation annealing was
performed at the same time as ohmic contact formation.
Ohmic contacts were formed by e-beam deposition ofAu/Ge/
Au/Ni/Au structures and a lift-off process, followed by 400°
C. annealing in an N2 ambient. Prior to SAND deposition,
hydrophilic or hydrophobic GaAs surfaces were prepared
using NH4OH or HCl pretreatments, respectively. The SAND
growth process (see FIG. 1) was as follows: 5 mM Alk (i.e., a
hydrocarbon) reagent in dry toluene at 0° C. in N z for 1 h; 34
mM Cap (i.e., a siloxane) reagent in dry pentane at 25° C. in
N2 for 25 min; 10 mM Stb (i.e., a 7t-polarizable component)
reagent in dry tetrahydrofuran at 60° C. in N 2 for 15 min,
followed by hydrolysis with acetone-H 2O solution to yield a
5.5-mu-thick type III SAND film (FIG. 1). Finally, conven-
tional Ti/Au structures were deposited by e-beam evapora-
tion, followed by lift-off to form the gate electrodes. The
source-to-gate and the drain-to-gate spacings are -1 µm. The
sheet resistance and contact resistance are 1.5-2.5 kQ/sq.
(depending on the thickness of n channels) and 1.5 Qmm,
respectively, measured using a transmission length method
(TLM). The gate lengths of the measured devices are 0.5 and
1 µm. The process requires four levels of lithography (align-
ment, isolation, ohmic and gate), all done using a contact
printer.
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Various other organic dielectric compositions, gate dielec-
trics and device structures can be prepared using synthetic
techniques of the sort described above or straight-forward
modifications thereof, depending upon precursor compound
5 (s) and desired reaction sequence, as would be understood by
those skilled in the art made aware of this invention. Likewise,
such techniques or modifications thereof would be under-
stood in view of any one or more of the aforementioned
incorporated references and the synthetic procedures and fab-
io rication methods described therein.
FIGS. 2 and 3 illustrate 500 Hz-1 MHz C-V measurements
on MIS capacitors fabricated with type III SAND layers (FIG.
1) as the insulator in parallel with the MISFETs. The results
demonstrate the importance of the GaAs surface pretreatment
15 (NH4OH vs HCl) on the SAND/GaAs interface quality.
Larger frequency dependent flatband shifts, frequency dis-
persions at accumulation capacitances, and hysteresis are
observed for HCl-pretreated devices as shown in FIG. 3.
Conversely, the NH4OH pretreatment producing a hydroxy-
20 lated GaAs surface results in high quality SAND layers as
demonstrated by the C-V measurements. Hydroxylated GaAs
surfaces favor SAND chemisorption, hence passivation,
since the Alk Sill groups react with the GaAs surface OH
groups to form strong, covalent bonds (see FIG. 1). The
25 typical hysteresis observed in these devices as shown in FIG.
2 is less than 80 mV, corresponding to a slow trap density of
about 2x10 11 /cm2 eV. Consequently, all of the MISFET I-V
characteristics were measured on NH4OH treated devices.
The dielectric constant of the currently employed SAND is
30 -3-4 as obtained from C-V measurements. Different SAND
variants having higher k values, different III-V surfaces, such
as r-type or p-type GaAs, InGaAs, and GaN, different prede-
position surface treatments and different device structures are
contemplated within the broader scope of this invention.
35 FIG. 4 shows the gate leakage current density (7i)versus
gate bias (Vg) for SANDS deposited on hydroxylated GaAs
with film thicknesses ranging from 5.5 mir [type III] to 16.5
nm [(Type III)3]. The 16.5-mu-thick SAND is realized by
three successive depositions of a 5.5-mu-thick type III SAND
40 film (FIG. 1). The corresponding gate leakage current of a
MISFET having a 1 µm gate length and a 100 µm gate width
is very small, 10 pA-10 nA, which is at least six orders of
magnitude smaller than the drain current. The dielectric
strength of this organic film is as high as 6 MV/cm, compa-
45 rable to conventional inorganic gate dielectrics such as SiO2,
Si3N4 or HfO2 . The small SAND leakage currents and large
breakdown strengths are attributed to the heavily three
dimensional cross-linked structures, containing dense arrays
of strong Si O bonds and polarizable 7t-electron spacers.
50 FIG. 5 shows the I-V characteristics for a 0.5 µm-gate-
length GaAs MISFET with a 5.5-mu-thick type III SAND
film. The 800-A-thick MOCVD GaAs channel layer leads to
a maximum drain current of 280 mA/mm with a pinch-off
voltage of -2.5 V. A parasitic resistance of 4 Qmm is obtained
55 from the resistance of the mobility region in FIG. 5. The same
number can also be calculated from the measured sheet resis-
tance of 2.5 kQ/sq. and contact resistance of 1.5 Qmm from
the TLM measurement, using a gate-source spacing of 1 µm.
The maximum intrinsic transconductance, gm, is -170
60 mS/mm for Lg 0.5 µm as shown in FIG. 6. Such large
transconductance values indicate that the interface trap den-
sities are remarkably low. The I-V characteristics for a 1
µm-gate-length GaAs MISFET with a 16.5-nm-thick SAND
are shown in FIG. 7.
65 The maximum drain current density at a forward gate bias
of 2.0 V is increased to -370 mA/mm by employing a 900-
A-thick MOCVD GaAs n-channel layer. The device is still
US 7,633,130 B2
9
cleanly pinched off at a gate bias of -3.5 V, although the
insulator layer is 16.5 nun thick. The maximum intrinsic
transconductance is -125 mS/mm by correcting for the para-
site resistance of 3 Qmm. Note that this result does not scale
with dielectric thickness due to depletion-mode operation,
interface trap density, and incomplete electron velocity satu-
ration. The estimated electron mobility from the maximum
transconductances measured on 20-µm-long channel devices
is-1875 cm2/V s, which is about a factor of 4-5 larger than the
mobility in Si-based devices. The relatively large differences
in drain current vs channel layer physical thickness, i.e., 370
vs 280 mA/mm for 900 vs 800 A, is due to some depletion
from C-doped (5-10 16/cm3 ) p-type buffer layer on a P+ GaAs
substrate.
To evaluate the interface quality of a representative GaAs
MISFET, the low frequency noise (1/f) spectrum density of
the drain in transistor's linear operating condition was mea-
sured and extracted the value of Hooge's constant aH. A low
frequency noise was swept in the frequency range from 1 Hz
to 1 KHz with the source grounded. FIG. 8(A) shows that the
drain current noise spectrum at a gate voltage of -3V and
drain voltages of 0.1 V, 0.2V and 0.3V in the linear region of
the Id Vd curve. At a constant gate bias, the drain current noise
spectrum varies as P, where R is close to 1 within 8%, and is
therefore referred to as the 1/f noise.
As known in the art, the governing Hooge's equation of 1/f
noise in a resistor is given by
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FIG. 8B shows the measured amplitude of current noise as
a function of drain voltage Vd at 100 Hz. The excess 1/f
current noise spectrum of GaAs MISFET with SAND is
linearly proportional to the drain voltage in the linear region.
5 The extracted aH is 2.6* 10-4 for the 16.5 nm SAND GaAs
MISFET Vg,--3V Table 1 shows aH values of GaAs MIS-
FET with SAND, compared with previously published data
of metal gate/HfO MOSFETs and conventional NEC GaAs
MESFETs and GaAs MESFET grown by M.B.E. The aH
to value in our device is comparable with commercial GaAs
MESFET devices which proves that SAND can be utilized as
gate dielectrics, having good interface quality on GaAs sub-
strate.
15	 TABLE 1
Devices	 Hooge Parameter	 aH
GaAs MESFET(1 µm * 300 µm)(M.B.E)	 7.6 * 10-5
NEC MESFETs (NE244)	 5.6 * 10-5
20 Metal gate/HfO MOSFET	 1 * 10-,
GaAs MISFET with SAND	 2.6 * 10-4
The RE performance of GaAs MISFETs fabricated with
SAND is also characterized with cut-off frequencies mea-
25 sured beyond 10 GHz. The RE characteristics are measured
for a 1 µm-gate-length GaAs MISFET with 5nm-thick SAND
in an ambient environment using an 8722D network analyzer
and on-wafer probing technique. Devices are biased using
bias tees and are measured up to 30 GHz. The RE calibration
30 technique utilizes multiple averaging with SOLT standards.
An open pad structure fabricated on the same substrate is also
measured for de-embedding purposes. This type of RE mea-
surement can be performed with sufficient accuracy only if
the parasitic components of the transistor pads are carefully
35 removed from the intrinsic transistor structure. To obtain the
intrinsic fT and fm_ of GaAs MISFET with SAND, S-param-
eters of both device and probe pads are measured under
differentbias conditions and de-embeddingis done according
to a literature technique. (See, Ewout P. Vandamme, Domin-
40 ique M. M.-P. Schreurs, and Cees van Dinther, "Improved
three-step de-embedding method to accurately account for
the influence of pad parasitics in silicon on-wafer RE test-
structures," IEEE Transactions on Electron Devices, vol. 48,
no. 4, pp. 737-742, 2001.)
45 The maximum cut-off frequency (f,) and maximum oscil-
lation frequency (fm,,) are determined by varying the biasing
condition. The maximum stable gain and current gain
extracted from S-parameter under different bias conditions.
FIG. 9 shows maximum fT and (fm,,) achieved for 1 µm gate
50 length GaAs MISFET device with 5.5 nun thick SAND under
a bias of V,,-3V and OV<Vgs<O.1 V A peak fT of 10.6 GHz
and peak fm,, of 7.1 GHz are obtained, as shown in FIG. 9.
As shown above and in conjunction with the referenced
figures, novel SAND nanodielectrics of this invention can be
55 used for the fabrication of GaAs MISFETs exhibiting excel-
lent transistor characteristics. These results suggest new
opportunities for manipulating the complex GaAs surface
chemistry with unprecedented materials options and using
organic dielectrics for high-performance III-V semiconduc-
60 for devices. The SAND components and related processes are
flexible, low-cost, and far simpler to implement than previ-
ously reported MBE orALD dielectric deposition techniques
of the prior art. Additionally, in contrast to other device struc-
tures of the prior art, n-channel GaAs MISFET with a SAND
65 component shows low gate leakage, small threshold voltage,
and high breakdown voltage. Such results indicate that the
dielectric components of this invention, as applied to field
SI (J) _ SR (J) _ aH 	 (1)
Id	 R2	 fN
where N is the number of carriers, and aH is a constant
typically in the order of 10 -3 in bulk materials. (F. N. Hooge,
"1/f noise is no surface effect," Phys. Lett., volA-29, p. 139,
1969.) The value of aH can be used as parameter to compare
interface trap in device regardless of the specific device
parameters. For a MISFET channel operating in linearregion,
the drain current can be expressed as
	
gy,f NVds 	 (2)
Id 
_
	 L2
The calculated maximum effective channel mobility for the
MISFET with 16.5 nm SAND is 1890 cm 2/Vns using the
following formula
Sm L	 (3)
µff = Vd Co W
where Cox is the oxide capacitance per unit area, L and W are
the channel length and width, and Vds is the drain voltage.
Combining (1) and (2), one can calculate the current fluctua-
tion in a MISFET device operating in linear region as a
function of drain current
ss 4µff aH Id Vd, 	 (4)SId(J) =	 fL2
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effect transistor devices provide good gate insulation for
high-speed, high-power devices and provide great flexibility
in design and fabrication.
We claim:
1. A field effect transistor device comprising a source, a
drain, a gate positioned between said source and drain, a
Group III-V semiconductor and a gate dielectric coupled
thereto, said gate dielectric comprising an organic dielectric
component comprising a condensation product of at least two
of a siloxane moiety, a bis(silyl)alkyl compound and a 7c-po-
larizable moiety.
2. The device of claim 1 wherein said dielectric component
comprises a condensation product of one of said 7t-polariz-
able moiety and bis(silyl)alkyl compound with a siloxane
moiety.
3. The device of claim 2 wherein said 7t-polarizable moiety
comprises a non-linear optical chromophore.
4. The device of claim 2 wherein said chromophore com-
prises a stilbazolium ion.
5. The device of claim 2 wherein said dielectric component
is selected from the condensation product of a C4 about C10
bis(silyl)alkyl compound and a siloxane compound, the con-
densation product of a 7t-polarizable compound and a silox-
ane compound, and combinations of said condensation prod-
ucts.
6.The device of claim 5 wherein said dielectric component
is selected from a condensation product of a C 4- about C10
bis(silyl)alkyl compound and a trisiloxane compound, and a
condensation product of a C 4- about C 10 bis(silylated) fluo-
rosubstituted alkyl compound and a trisiloxane compound.
7. The device of claim 5 wherein said dielectric component
comprises the condensation product of a silane-substituted
stilbazolium compound and a trisiloxane compound.
8. The device of claim 5 wherein said dielectric component
comprises the sequential condensation products of his-
trichlorosilyloctane, octachlorotrisiloxane, 4-[[(4-(N,N,-bis
((hydroxy)ethyl)amino]-phenyl]-I -(4-trichlorosilyl)benzyl-
pyridinium iodide and octachlorotrisiloxane.
9. The device of claim 5 wherein said dielectric component
comprises iterations of at least one of said condensation prod-
ucts.
10. The device of claim 1 wherein said semiconductor is
selected from GaAs, InP, InAs, InSb and GaP compounds,
doped GaAs, InP, InAs, InSb and GaP compounds and com-
binations thereof.
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11. The device of claim 1 wherein said semiconductor is
selected from GaAs, a doped GaAs compound and combina-
tions thereof.
12. The device of claim 11 comprising a doped-GaAs
5 channel component.
13. The device of claim 1 wherein said gate dielectric
further comprises an inorganic dielectric component.
14. The device of claim 13 wherein said inorganic dielec-
tric component is selected from S'0 21 Si3N4, HfO2, Al2031
10 Ga2031 Gd2031 ZrO2 and Ta20, and combinations thereof.
15. The device of claim 1 wherein said device is a MISFET.
16. A metal-insulator-semiconductor field effect transistor
device comprising a source, a drain, a gate positioned
15 between said source and drain, a GaAs semiconductor and a
gate dielectric comprising an organic dielectric component
comprising a condensation product of at least two of a silox-
ane moiety, a bis(silyl)alkyl compound and a 7t-polarizable
moiety.
20 17. The device of claim 16 wherein said dielectric compo-
nent comprises a bis(silyl)alkyl compound coupled with sili-
con-oxygen bonds to a-a-polarizable moiety.
18. The device of claim 16 wherein said component com-
prises a siloxane moiety coupled to said 7t-polarizable moiety
25 with silicon-oxygen bonds.
19. The device of claim 18 wherein each said silicon-
oxygen bond is the condensation product of a hydrolyzable
silicon moiety and a hydroxy functionality.
20. The device of claim 16 wherein said 7t-polarizable
30 moiety comprises a non-linear optical chromophore.
21. The device of claim 20 wherein said chromophore
comprises a stilbazolium ion.
22. The device of claim 16 wherein said gate dielectric
35 
further comprises an inorganic dielectric component.
23. The device of claim 22 wherein said inorganic dielec-
tric component is selected from S'0 21 Si3N4, HfO2, Al2031
Ga2031 Gd2031 ZrO2 and Ta20, and combinations thereof.
24. The device of claim 16 comprising at least one of an
40 n-channel semiconductor and a p-channel semiconductor.
25. The device of claim 16 wherein said gate dielectric
material has a thickness dimension between about 2 mn and
about 20 nm.
